與我們聯絡

與 Tek 業務代表即時對談。 上班時間:上午 6:00 - 下午 4:30 (太平洋時間)

致電

請致電 1-800-833-9200

與 Tek 業務代表即時對談。 上班時間:上午 8:30 - 下午 5:30 (太平洋時間)

下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

Using TDSHT3+ my eye diagrams/ clock jitter plots are getting clipped+ or I get an empty plot. What should I do?

問題:

Using TDSHT3+ my eye diagrams/ clock jitter plots are getting clipped+ or I get an empty plot. What should I do?

答案:

Eye diagrams are expected to be around zero absolute voltage. The sink and source eye diagrams are symmetry about absolute zero. If the signal has a significant offset, there is chance of violating the top and bottom mask. If the offset is more than 75% of the Vswing the plot will be empty.

To avoid this ensure that the Probe calibration is carried over before doing the eye diagram/ Clock jitter measurement.


此常見問答集適用於:

沒有任何產品系列

產品:

常見問答集 ID 59856

檢視所有常見問答集 »