下載
下載

下載手冊、產品規格表、軟體等等:

下載類型
機型或關鍵字

Tektronix and Cadence team up to enable 200Gb/sec data transfer speeds using DDR4 & LPDDR4 PHY IP

Thumbnail

High speed memory design is challenging. With faster read/write speeds and difficulty accessing components, key to a good DDR4 PHY is careful design across the SoC, package, board, and system challenges. To do it right, it helps to look to Tektronix and partners like Nexus Technologies, SK Hynix, TSMC and Cadence for IP, Simulation and Validation Test.

Read more about DDR testing and IP PHY development tools on this Cadence Design Blog.

Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms

部落客

Electrochemistry Experts

部落格文章: 7
Tektronix Experts

部落格文章: 259
David Pereles

部落格文章: 18
Joseph Gorley

部落格文章: 3
Service Experts

部落格文章: 11
Brian Hensley

部落格文章: 2
Christopher Loberg

部落格文章: 5
Alan Wolke

部落格文章: 21
Andrea Vinci

部落格文章: 1